

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 0 574 137 B1**

(12) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention
of the grant of the patent:
11.08.1999 Bulletin 1999/32

(51) Int Cl.⁶: **H01L 27/12, G02F 1/136,
H01L 29/786**

(21) Application number: **93303657.6**

(22) Date of filing: **12.05.1993**

(54) **Semiconductor device**

Halbleitervorrichtung

Dispositif semi-conducteur

(84) Designated Contracting States:
DE FR GB

(30) Priority: **13.05.1992 JP 12069992
19.08.1992 JP 22050392**

(43) Date of publication of application:
15.12.1993 Bulletin 1993/50

(73) Proprietor: **SEIKO INSTRUMENTS INC.
Tokyo 136 (JP)**

(72) Inventors:

- **Takahashi, Kunihiro**
Koto-ku, Tokyo (JP)
- **Kojima, Yoshikazu**
Koto-ku, Tokyo (JP)
- **Takasu, Hiroaki**
Koto-ku, Tokyo (JP)
- **Yamazaki, Tsuneo**
Koto-ku, Tokyo (JP)
- **Iwaki, Tadao**
Koto-ku, Tokyo (JP)

(74) Representative: **Sturt, Clifford Mark et al**
Miller Sturt Kenyon
9 John Street
London WC1N 2ES (GB)

(56) References cited:

EP-A- 0 182 371	EP-A- 0 268 380
EP-A- 0 304 811	EP-A- 0 474 474
WO-A-88/08202	US-A- 4 199 773

- **PATENT ABSTRACTS OF JAPAN vol. 12, no. 328**
(E-654)6 September 1988 & JP-A-63 090 859
(NEC CORP)
- **PATENT ABSTRACTS OF JAPAN vol. 16, no. 32**
(P-1303)27 January 1992 & JP-A-3 242 622
(FUJITSU LTD)
- **PATENT ABSTRACTS OF JAPAN vol. 11, no. 77**
(E-487)(2524) 7 March 1987 & JP-A-61 232 661
(TOSHIBA CORP)
- **PATENT ABSTRACTS OF JAPAN vol. 8, no. 250**
(E-279)16 November 1984 & JP-A-59 126 639
(NIPPON DENKI KK)
- **PATENT ABSTRACTS OF JAPAN vol. 16, no. 210**
(E-1203)19 May 1992 & JP-A-4 034 979 (SEIKO
INSTR INC)
- **PATENT ABSTRACTS OF JAPAN vol. 12, no. 341**
(P-758)13 September 1988 & JP-A-63 101 831
(NEC CORP)
- **PATENT ABSTRACTS OF JAPAN vol. 10, no. 1**
(E-371)(2058) 7 January 1986 & JP-A-60 167 364
(MATSUSHITA DENSHI KOGYO K.K.)

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

Description

[0001] The present invention relates to an active matrix display semiconductor device. More specifically, the present invention relates to a structure in which a pixel switching element group and a peripheral driver circuit are formed integrally on a common substrate.

[0002] Conventionally, a so-called TFT substrate in which thin film transistors (TFT) are integrally formed on an insulating substrate, such as quartz, have been known to constitute a drive substrate of an active matrix light valve. For example, Japanese Patent Laid-open No. 3-101714 discloses a TFT substrate utilizing polysilicon as a semiconductor thin film material. Furthermore, it is also known to employ another type of TFT substrate utilizing an amorphous silicon in place of the polysilicon. In either case, the polysilicon and amorphous silicon have a relatively small carrier mobility; hence it is difficult to form a peripheral drive circuit on the same substrate.

[0003] Recently, other technology has been developed and is disclosed in, for example, Japanese Patent Laid-open No. 3-100516. In this other technology, a single crystal silicon or monosilicon layer is laminated on an insulating substrate, such as quartz, to form the drive substrate. In contrast to polysilicon and amorphous silicon, monosilicon has a relatively great mobility, and therefore has an advantage that a peripheral drive circuit of high performance and large capacity may be formed concurrently by utilizing regular IC fabrication processes. However, in practice the process temperature during IC fabrication can reach up to 1150°C, which causes bending deformation of a wafer due to the difference of thermal expansion coefficients between the monosilicon layer and the insulating substrate. This results in the drawback that the desired yield rate cannot be obtained.

[0004] Another technology which has been recently developed involves a drive substrate of the light valve formed of a bulk monosilicon wafer, as disclosed, for example, in 8th International Workshop on Future Electron Devices, March 14 - 16, 1990, pages 81 - 84, Kouchi-Ken, Japan. Regular LSI fabrication processes can be applied to the bulk monosilicon wafer without problems. However, the wafer must be transformed into a transparent substrate for use in the light valve. An integrated circuit formed in the wafer is subjected twice to a device transfer process, so as to replace the silicon wafer by a transparent substrate, thereby disadvantageously complicating the fabricating steps.

[0005] In order to reduce the number of steps for device transfer in changing the bulk monosilicon wafer to a transparent substrate, in the prior art one has used epitaxial technology which is disclosed, for example, in Japanese Patent Laid-open Nos. 63-90859 and 63-101831. In this prior art, an insulating layer is formed on a surface of a single crystal silicon wafer, and thereafter a window is selectively opened to form therein an

epitaxial monosilicon region. A transistor device is formed in this epitaxial region, and then the transistor device is transferred to a transparent substrate to thereby replace the silicon wafer. In this transferring process, the surface of the transistor device is coated by a protective film composed of silicon dioxide by chemical vapour deposition CVD, and further the transparent substrate is laminated by an adhesive. Then, the bulk portion of the silicon wafer is removed while utilizing the above mentioned insulating film as an etching stopper.

[0006] In the last mentioned prior art (JP-A-63-101831), the regular IC fabrication process is applicable since the monosilicon wafer is utilized, and further advantageously only a single device transfer process is required. However, when transferring the integrated transistor device, the silicon wafer and the transparent substrate or a support member are laminated with each other by adhesive. The adhesive normally contains contaminants such as alkali metal; hence the device surface is provisionally applied with a protective film or a passivation film. As described before, the protective film is composed of a silicon dioxide film containing phosphorus (PSG film) deposited by CVD. However, the adhesive contains water vapor and hydrogen gas besides the alkali metal, which may disadvantageously degrade the electrical characteristics of the device. While the PSG film can effectively block contaminants such as alkali metal, the water vapor and hydrogen gas may permeate the PSG film, therefore failing to protect the device.

[0007] Document EP-A2-0474474 discloses a semiconductor light valve device having an insulating substrate with a semiconductor single crystal film thereon and providing a pixel array region and a peripheral circuit region. The pixel array region includes a plurality of switching elements and the peripheral circuit region includes drive circuits for operating the switch elements. The semiconductor arrangement is shown for example in figure 7 thereof.

[0008] In view of the problems of the prior art, a first object of the present invention is to prevent degradation of the device and to improve the reliability in the substrate structure where a light valve device formed on the monocrystal semiconductor layer is transferred to the transparent support member.

[0009] Further, in the above noted prior art JP-A-63-101831, the surface of the monocrystalline silicon wafer is covered by the insulating film, which is then selectively opened to provide a window to form an epitaxial region for integrating the device. However, such a process is rather complicated, requires delicate control and is therefore not suitable for mass production.

[0010] In view of this, according to the present invention, a drive substrate of an active matrix light valve is formed by using a substrate having a monocrystalline silicon layer disposed on a silicon wafer through an electrically insulative material (hereinafter, such a substrate is referred to as "SOI substrate"). With such a device various disadvantages and drawbacks may arise when

a device element such as a transistor is formed in the monocrystalline silicon layer disposed on the electrically insulative material. These drawbacks include increase in leak current by a parasitic channel, instability of a substrate potential level, and generation of a photoelectric leak current. Thus, a second object of the present invention is to improve the electrical characteristics of a transistor formed in the SOI substrate.

[0011] According to the present invention there is provided an active matrix display semiconductor device as claimed in claim 1.

[0012] The present invention also provides a method of producing an active matrix display semiconductor device as claimed in claim 18.

[0013] The present invention also provides an image projection apparatus as claimed in claim 23.

[0014] Embodiments of the present invention will now be described with reference to the accompanying drawings, of which:

Fig. 1 is a schematic sectional diagram showing a preferred embodiment of a semiconductor device according to the present invention;

Fig. 2 is a sectional diagram showing a first embodiment of the inventive semiconductor device;

Fig. 3 is a sectional diagram showing a semiconductor device which is not part of the invention;

Fig. 4(A-1) to Fig. 4(B-2) are schematic diagrams showing a second embodiment of the inventive semiconductor device;

Fig. 5 is a sectional diagram showing one example of an inventive MIS transistor having a structure effective to suppress a leak current;

Fig. 6 is a sectional diagram showing an inventive MIS transistor having a channel structure of similar leak current suppression type;

Fig. 7 is a sectional diagram showing an inventive MIS transistor having another channel structure of the leak current suppression type;

Fig. 8 is a sectional diagram showing an inventive MIS transistor having a similar leak current suppression structure;

Fig. 9 is a graph showing an impurity density profile measured along the line A - B of Fig. 5;

Fig. 10 is a graph showing another impurity density profile measured along the line C - D of Fig. 6;

Fig. 11(A) to Fig. 11(D) illustrate the steps in the production of the Fig. 5 MIS transistor;

Fig. 12 is a sectional diagram showing an inventive MIS transistor having a leak current suppression structure;

Fig. 13 is a sectional diagram showing an inventive MIS transistor of the LDD type having a similar leak current suppression structure;

Fig. 14 is a sectional diagram showing an inventive complementary MIS transistor pair having a leak current suppression structure;

Fig. 15 is a schematic plan view illustrative of gen-

eration mechanism of a parasitic channel;

Fig. 16 is a sectional diagram taken along the line E - F of Fig. 15;

Fig. 17 is a schematic sectional diagram illustrative of a parasitic channel suppression structure;

Fig. 18 is a sectional diagram showing an inventive complementary MIS transistor pair having a parasitic channel suppression structure;

Fig. 19 is a sectional diagram showing another inventive complementary MIS transistor pair having a similar parasitic channel suppression structure;

Fig. 20 is a sectional diagram showing a further inventive complementary MIS transistor pair having a similar parasitic channel suppression structure;

Fig. 21 is a plan view showing bipolar action.

Fig. 22 is a sectional diagram taken along the line X - X of Fig. 21;

Fig. 23 is a plan view showing an embodiment having a structure where the substrate potential is fixed;

Fig. 24 is a sectional diagram taken along the line Y - Y of Fig. 23;

Fig. 25(A) and Fig. 25(B) are schematic general diagrams illustrative of a parasitic channel generating mechanism;

Fig. 26 is a graph showing a profile of impurity boron in the vicinity of a boundary between a monosilicon layer and a dielectric material layer;

Fig. 27 is likewise a graph showing a profile of an impurity phosphorus in the vicinity of a boundary between the monosilicon layer and the dielectric material layer;

Fig. 28 is a schematic diagram illustrative of an photoelectric current generation mechanism;

Fig. 29 is an energy band diagram of the monosilicon layer;

Fig. 30 is a graph showing the relationship between a gate voltage and a drain current in the MIS transistor;

Fig. 31 is a schematic diagram showing a light valve of the active matrix type constructed by using the inventive semiconductor device;

Fig. 32 is a schematic diagram showing an image projector constructed by using the Fig. 31 light valve;

Fig. 33(A) to Fig. 33(C) illustrate the steps in the production of the inventive light valve;

Fig. 34(A) and Fig. 34(B) illustrate the steps in the production of the inventive light valve; and

Fig. 35(A) to Fig. 35(D) are schematic diagrams showing examples of SOI substrates used in the production of the inventive semiconductor device.

[0015] Fig. 1 shows a preferred embodiment including means for solving the above noted drawbacks of the prior art and for achieving the objects of the present invention. The semiconductor device has, at least, an integrated circuit formed in a single crystal silicon or monosilicon layer 2 provided on an electrically insulative ma-

terial 1. The electrically insulative material 1 may be composed of, for example, a silicon dioxide layer. The semiconductor device is produced by using an SOI substrate in which the monosilicon layer 2 is provided on a monosilicon wafer (not shown in the figure) through the electrically insulative material 1 or dielectric material composed of silicon dioxide film. In the completed state shown in the figure, the monosilicon wafer is removed. The dielectric material 1 composed of silicon dioxide is initially buried between the monosilicon layer 2 and the monosilicon wafer, and is therefore called "BOX".

[0016] The integrated circuit formed in the monosilicon layer 2 is covered by a passivation film having a top layer composed of a silicon oxynitride film or a silicon nitride film 3. In this embodiment, the passivation film has a double layer structure composed of the above mentioned silicon oxynitride film or silicon nitride film 3 and a silicon dioxide film 4. A transparent adhesive layer 5 is disposed on the passivation film. The monosilicon layer 2 formed on the dielectric material 1 is fixed to and supported by a transparent support member 6 through the adhesive layer 5. Stated otherwise, the integrated circuit initially formed on the SOI substrate is transferred to the support member 6 to obtain transparency. Preferably, a levelling layer 7 is interposed between the passivation film and the adhesive layer 5.

[0017] The integrated circuit formed in the monosilicon layer 2 includes a group of pixel switch elements 8 of an active matrix display, and a driver integrated circuit 9 for driving the pixel switch elements 8. The pixel switch elements 8 and the driver integrated circuit 9 are composed of an MIS transistor of the electric field effect type having a metal/insulator/semiconductor structure. Particularly, each of the pixel switching elements 8 is composed of a P channel type MIS transistor 10. On the other hand, the driver integrated circuit 9 is comprised of complementary MIS transistors. In this preferred embodiment, an N channel type MIS transistor 11 is formed in a region of the monosilicon layer 2 having a relatively great thickness, while a P channel type MIS transistor 12 is formed in another region of the monosilicon layer 2 having a relatively small thickness. Further, the driver integrated circuit 9 is formed in a region of the monosilicon layer 2 having a relatively great thickness, while the group of the pixel switching elements 8 is formed in another region of the monosilicon layer 2 having a relatively small thickness.

[0018] The passivation film having the top layer composed of the silicon oxynitride film or silicon nitride film 3, is interposed between the monosilicon layer 2 formed with the integrated circuit, and the adhesive layer 5. The silicon oxynitride film or silicon nitride film 3 has a thickness over 100 nm, so as to prevent permeation of water vapor and hydrogen gas. This suppresses degradation of electrical characteristics of the transistor and improves the reliability of the integrated circuit.

[0019] The levelling layer 7 is interposed between the passivation film and the adhesive layer 5. This levelling

layer 7 is composed of, for example, silicon dioxide, which does not hinder the performance of the integrated circuit and which is chemically stable and highly reliable. The interposed levelling layer 7 is effective to improve adhesion force between the adhesive layer 5 and the passivation film. Generally, the levelling layer 7 composed of silicon dioxide has better adhesion force to the adhesive layer 5 than the silicon oxynitride film or silicon nitride film 3.

[0020] The integrated circuit formed in the monosilicon layer 2 is composed of an MIS transistor having a tiny device size which enables high integration suitable for a drive substrate of active matrix light valves of large capacity. Further, the use of the monosilicon layer as a device region achieves higher operation speed of the integrated circuit which is also particularly suitable for an active matrix light valve. The driver integrated circuit 9 is composed of complementary MIS transistors effective to reduce device area and improve integration density as well as to lower power consumption. Further, the P channel MIS transistor 10 is formed in a relatively thin region of the monocrystalline silicon layer 2, while the N channel MIS transistor 11 is formed in a relatively thick region, thereby effectively suppressing leak current. Moreover, the group of pixel switching elements 8 is composed of the P channel type transistor 10 which has a relatively small leak current as compared to an N channel type MIS transistor.

[0021] Thus, in the present invention, the integrated circuit is produced by using the SOI substrate, which can be used with ordinary IC fabrication processes of high temperature. Further, the integrated circuit formed on the SOI substrate can be transferred to the transparent support member 6 by a single device transfer.

[0022] Fig. 2 is a schematic sectional diagram showing a first embodiment of the semiconductor device according to the present invention. This embodiment is similar to the basic structure of Fig. 1, and therefore corresponding portions are denoted by the same reference numerals to facilitate understanding.

[0023] In contrast to the Fig. 1 construction, in this first embodiment in Fig. 2 the levelling layer is eliminated. Namely, the adhesive layer 5 directly contacts the silicon oxynitride film or silicon nitride film 3 disposed as the top layer of the passivation film. Such a construction simplifies the production. Though not mentioned in Fig. 1, a rear side of the dielectric material 1 is formed with a light shielding layer 13 composed of a patterned metal film, which covers selectively the MIS transistors 10, 11 and 12 to suppress the photoelectric leak current. Additionally, although not mentioned in Fig. 1, a pixel electrode 14, composed of a patterned polysilicon film, is connected to a source region of the MIS transistor 10, which constitutes each pixel switching element 8.

[0024] Fig. 3 is a schematic sectional diagram showing a semiconductor device which is not part of the invention. This arrangement is similar to the Fig. 1 construction, and therefore, the same reference numerals

are used for the same parts to facilitate understanding. The difference in this arrangement is that the MIS transistor 10, which constitutes the pixel switching element 8, is formed in a polysilicon layer or an amorphous layer 15, rather than the monocrystalline silicon layer 2. In this arrangement, a region of the monocrystalline silicon layer 2 on the dielectric material 1 is partly transformed into an insulating film 16, such as a silicon oxide film. The polysilicon film or amorphous silicon film 15 is formed on the insulating film 16 for forming the MIS transistor 10 as the pixel switching element. Further, the polysilicon or amorphous silicon film 15 is extended to constitute a pixel electrode.

[0025] In this arrangement, the group of pixel switching elements are composed of MIS transistors. The polysilicon or amorphous silicon transistor has a smaller number of electron and hole pairs generated by light irradiation and has a shorter life of carriers, as compared to the monocrystalline silicon transistor. Polysilicon or amorphous silicon transistors are thus suitable for the drive substrate of light valves. The driver integrated circuit 9 is however composed of a monocrystalline silicon transistor in a manner similar to the Fig. 1 construction. The monocrystalline silicon transistor has a high driveability, and is therefore suitable for producing a small and fast driver integrated circuit.

[0026] Fig. 4 is a schematic diagram showing a second embodiment of the inventive semiconductor device. Parts (A-1) and (A-2) are a schematic sectional view and a plan view respectively showing one MIS transistor of the driver integrated circuit. This MIS transistor 12 is formed in the monocrystalline silicon layer 2 disposed on a dielectric material, i.e., BOX 1, (see page 6 for a definition) and is comprised of a source region S, a drain region D and a gate electrode G. The MIS transistor 12 is provided in a device region bordered by a field oxide film 17. As shown in the figure, the device region of the MIS transistor 12 has a width size W_1 and length size L_1 .

[0027] Parts (B-1) and (B-2) are a sectional view and a plan view respectively of one MIS transistor 10 taken from the group of pixel switching elements 8. Similarly, the MIS transistor 10 is comprised of a drain region D, a source region S and a gate electrode G. The device region, surrounded by the field oxide film 17, has a width size W_2 and a length size L_2 . In this embodiment, the surface area (ie. product of L_2 and W_2) of the MIS transistor 10, which constitutes the pixel switching element 8, is set smaller than the surface area (ie. product of L_1 and W_1) of the other MIS transistor 12 contained in the driver integrated circuit.

[0028] As described before, the monosilicon transistor has a greater photoelectric leak current as compared to the polysilicon transistor and the amorphous silicon transistor. Namely, in the monosilicon transistor, the number of electron and hole pairs generated by the light irradiation is much greater, and the life of the pairs is much longer. Particularly, the pixel switching element group is frequently exposed to light irradiation. There-

fore, in order to reduce a generation area of carriers and to suppress photoelectric leak current, the size of the MIS transistor of the pixel switching element group is set smaller than that of the other MIS transistor contained in the driver integrated circuit. For the same reason, a thickness of the monosilicon layer 2 is set smaller in the device region of the MIS transistor 10, than that in the other device region of the MIS transistor 12 shown in Figs. 4(A-1) and 4(A-2).

[0029] To aid understanding of the present invention, the description will now turn briefly to the photoelectric leak phenomenon of the monosilicon transistor with reference to Figs. 28 - 30. A monosilicon layer is patterned in an island shape on the BOX. An N channel MIS transistor is formed in the pattern monosilicon layer, in which a channel region Ch is provided between a source region S and a drain region D. A gate electrode G is patterned over the channel region Ch through a gate insulating film GOX. Pairs of electrons and holes are generated in the channel region Ch upon irradiation of incident light. The holes are easily accumulated in the channel region Ch to draw electrons from the source region S held at a ground potential to thereby induce the so-called bipolar action. On the other hand, the electrons are attracted by the drain region held at a positive potential, and are concurrently collected in a portion of a boundary between the BOX and the monosilicon layer where an energy band drops. The electrons thus eventually drift to the drain region D through the boundary path. A photoelectric current thus flows in such a manner.

[0030] Fig. 29 shows the variation of an energy band in the monosilicon layer shown in Fig. 28 with respect to the thickness. The conduction band CB falls at the boundary between the monosilicon layer S-Si of the channel region and the BOX to provide an energy band structure in which electrons tend to be stored. Because of this, the leak current tends to flow through the boundary between S-Si and BOX, particularly in the N channel transistor. Further, an energy band of the valence band VB also falls at the boundary between S-Si and BOX. Because of this, the holes are not collected in this boundary area.

[0031] Fig. 30 is a graph showing the relationship between a gate voltage V_G and a drain current I_D of the monosilicon transistor. The measurement is carried out at a constant drain voltage V_D . The dotted curve indicates the characteristic under light irradiation, and the solid curve indicates another characteristic under light shielding. As seen from the graph, the leak current increases under light irradiation, thereby hindering the ON/OFF characteristic of the monosilicon transistor.

[0032] The monosilicon MIS transistor of the thin film type formed on the dielectric material, also suffers from another problem in that leak current increases through a so-called parasitic channel, in addition to the photoelectric leak current. To aid understanding, the parasitic channel will now be discussed in conjunction with Figs.

25 - 27, before proceeding to describe several embodiments directed to suppression of the parasitic channel.

[0033] Fig. 25(A) shows a general structure of the N channel MIS transistor formed in the SOI substrate. A monosilicon layer S-Si is surrounded by a field oxide film FOX to provide a device region on a BOX. The device region is formed with a pair of source and drain regions S, D of N⁺ type, and a channel region is provided therebetween. A gate electrode G is patterned over the channel region through a gate insulating film GOX. An impurity region of P⁻ type is provided in the monosilicon layer S-Si just under the gate electrode G.

[0034] Fig. 25(B) shows a P channel MIS transistor formed on the same SOI substrate. In the P channel structure, the drain region D and the source region S are composed of a P⁺ type impurity region, and an N⁻ type impurity region is provided in the monosilicon layer S-Si just under the gate electrode G.

[0035] Fig. 26 shows the depth profile against density of the P⁻ type impurity region of the N channel type MIS transistor shown in Fig. 25(A). In this case, boron is doped as a P type impurity. As seen from this profile, the boron density is abruptly reduced in the monosilicon layer S-Si around the boundary between the monosilicon layer S-Si and the BOX due to segregation of boron. Therefore, the boron density is very thin in the boundary region, thereby providing a current path of the N channel MIS transistor. Consequently, a parasitic channel is easily formed to increase the leak current.

[0036] On the other hand, Fig. 27 shows the depth profile against density in the N-type impurity region of the P channel MIS transistor shown in Fig. 25(B). In this case, phosphorus is doped as an N type impurity. As seen from this profile, the phosphorus density is increased in the monosilicon layer S-Si around the boundary between the monosilicon layer S-Si and the BOX due to segregation of phosphorus. Therefore, an electric path is hardly formed in the boundary region because of the relatively high density of doped phosphorus. Consequently, the P channel MIS transistor is structurally much free from a parasitic channel as compared to the N channel MIS transistor.

[0037] Similar to an ordinary MIS transistor formed in a wafer composed of a bulk monosilicon, the MIS transistor formed in the SOI substrate is subjected to a channel doping process for threshold control. For example, in the N channel transistor, a P type impurity, such as boron, having the same conductivity type as the monosilicon layer, is doped, by ion implantation, into a surface portion of the monosilicon layer having a relatively low impurity density, typically less than $1 \times 10^{16} \text{cm}^{-3}$. By channel doping of the P type impurity, the monosilicon layer has a relatively high impurity density of the P type in the surface portion and a relatively low impurity distribution in the internal portion. Therefore, in the N channel MIS transistor formed in the SOI substrate, the P type impurity density is lowered in the vicinity of the boundary to the BOX or buried oxide film, as compared

to the surface portion. Further, the use of boron as an impurity may cause segregation at the boundary between the monosilicon layer and the BOX as mentioned before, so that the impurity density is further reduced in the monosilicon layer. Not only the N channel transistor, but also the P channel transistor contains an electric field in the boundary between the monosilicon layer and the BOX so as to form a depletion region and inversion region around the boundary. Consequently, a parasitic channel is induced in a region of the monosilicon layer adjacent to the BOX. This region has a threshold value smaller than that of the normal channel region.

[0038] Several embodiments will be described hereinafter in detail with reference to Figs. 5 - 20, directed to suppression of the parasitic channel. First, in an embodiment shown in Fig. 5, an N channel MIS transistor is formed on an SOI substrate in an island shape. The SOI substrate has a laminate structure in which a monosilicon layer S-Si is laminated on a substrate SUB composed of silicon through a BOX. This monosilicon layer S-Si is patterned in the island shape as described above to define a device region. The N channel MIS transistor includes a P⁺ region R composed of the monosilicon layer S-Si which contains a P type impurity, a pair of N⁺ source and drain regions S, D formed in the monosilicon layer S-Si doped with a P type impurity, and a channel region Ch formed over the region R between the source and drain regions S, D. A gate electrode G is patterned over the channel region Ch through a gate insulating film GOX. The P type impurity is doped into the region R adjacent to the BOX, at a sufficient density to prevent generation of a parasitic channel between the source and drain regions S, D. In addition, an N type impurity is doped into the channel region Ch for controlling a threshold voltage.

[0039] Fig. 9 shows an impurity density profile taken along the line A - B of Fig. 5. As seen from this profile, the region R is doped with the P type impurity, the amount of which is greater than that of the prior art so as to supplement a deficiency of the P type impurity due to segregation at the boundary between S-Si and the BOX. By this, inversion of the parasitic channel can be prevented prior to the inversion of the normal surface channel, thereby avoiding inadvertent conduction between the source region S and the drain region D. Further, the N type impurity is doped into the surface channel region Ch to reduce relatively or effectively the density of the P type impurity for effecting a desired threshold control.

[0040] Fig. 6 shows another embodiment directed to suppression of the parasitic channel, and being composed of a similar N channel MIS transistor formed on the SOI substrate. In this embodiment, a region R of the monosilicon layer is composed of a P type impurity layer disposed between the gate insulating film GOX and the dielectric material BOX. The density of the P type impurity is distributed such that the region R adjacent to the BOX has a thicker density than the channel region Ch.

[0041] Fig. 10 shows a density profile of the P type impurity taken along the line C-D of Fig. 6. Likewise, in this embodiment, the density of the P type impurity is set higher in the vicinity of the boundary adjacent to the BOX so as to supplement any density decrease due to segregation. On the other hand, the density of the P type impurity is lowered in the surface channel region Ch to obtain a desired threshold characteristic. Such a density profile can be established by adjusting the acceleration energy of impurity ions in an ion implantation process.

[0042] Fig. 7 shows a P channel MIS transistor formed in the SOI substrate, corresponding to the N channel MIS transistor shown in Fig. 5. Namely, the region R of the monosilicon layer adjacent to BOX contains an N type impurity, the density of which is set greater than that of the prior art, thereby suppressing a parasitic channel. On the other hand, the surface channel region Ch has a certain density of the P type impurity, which is lower than that of the rest of the region R to obtain a desired threshold characteristic.

[0043] Fig. 8 shows likewise a P channel MIS transistor formed on the SOI substrate, which corresponds to the N channel MIS transistor shown in Fig. 6. Namely, in this embodiment, the region R of the monosilicon layer adjacent to BOX contains an N type impurity having a relatively high density as compared to the prior art so as to suppress a parasitic channel. On the other hand, the surface channel region Ch has a density of the N type impurity which is set lower than that of the rest of the region R to thereby obtain a desired transistor threshold characteristic.

[0044] Referring to Fig. 11 the description will now be given in detail for a method of producing the Fig. 5 embodiment. First, an SOI substrate is prepared in Step (A). In this, a SOI substrate, a monosilicon layer 103 having a thickness of less than 1 μm is provided on a silicon substrate 101 through a silicon oxide film 102 which constitutes a dielectric material or a BOX. Subsequently, a P type impurity, such as boron, is doped by ion implantation at a given impurity density (for example, $1 \times 10^{17} \text{cm}^{-3}$). The density is sufficient to avoid generation of a parasitic channel in the monosilicon layer 103. Thereafter subjecting the wafer to a diffusion and activation process. Namely, a heating process is effected to establish a substantially uniform distribution of the P type impurity density in the monosilicon layer 103.

[0045] In Step (B), the monosilicon layer 103 is selectively removed by etching to leave a transistor device region 104 to thereby effect device isolation among individual transistors. Alternatively, a LOCOS method may be adopted for the device isolation. Further, the above noted doping process of the P type impurity may be carried out after the device isolation of Step (B).

[0046] Next, in Step (C), a gate insulating film 105 of the MIS transistor is formed by a thermal oxidation method or CVD method. Thereafter, an N type impurity is doped by ion implantation into a surface area of the region previously doped with the P type impurity for the

threshold control. This forms in a surface of the transistor device region 104, a channel region 106 in which the density of the P type impurity is effectively reduced. The N type impurity is preferably composed of arsenic As having a relatively small diffusion coefficient; however, phosphorus P or antimony Sb may be selected if desired.

[0047] Lastly in Step (D), a gate electrode 107 is formed by an IC process. Further, an N type impurity is doped by ion implantation at a relatively great amount in self-alignment manner, to form a pair of source region 108 and drain region 109. The channel region 106 is thus provided therebetween, doped successfully with P type impurity, just under the gate electrode 107.

[0048] The source and drain regions 108, 109 are composed of an N type impurity layer which contacts with the silicon oxide film 102. Internal region 110, sandwiched by these regions, is doped with a sufficient density of the P type impurity, effective to prevent generation of a parasitic channel along a boundary 113 with the silicon oxide film 102. In the channel region 106, formed between the source region 108 and the drain region 109, along a surface layer of the device region, the threshold value of the N channel MIS transistor might be excessively boosted since the internal region 110 has a relatively high impurity density of the P type impurity. In order to lower the threshold to a practical level, the N type impurity is doped to effectively reduce the density of the P type impurity in the channel region 106. In the internal region 110 except the channel region 106, the impurity density is relatively high so that a junction capacitance may be increased between the source and drain regions 108, 109, and the internal region 110. However, practically the source and drain regions 108, 109 are contacted with the silicon oxide film 102; hence the junction capacitance is not as increased when compared to the ordinary case, where the impurity density is made higher in a bulk silicon wafer. This is done so as not to hinder an operation speed of the transistor.

[0049] Fig. 12 shows still another embodiment effective to suppress the parasitic channel. An N channel MIS transistor is formed on an SOI substrate. This MIS transistor is characterized in that an impurity, of an opposite conductivity type to that of the source and drain regions, is doped into a vicinity of the boundary between the dielectric material or BOX and the monosilicon layer S-Si, and adjacent to the opposed sides of the source and drain regions S, D. Specifically, the source and drain regions S, D have a density of N type impurity in the order of 10^{20}cm^{-3} , while the internal region R between the regions S, D has a density of P type impurity in the order of $1 \times 10^{16} \text{cm}^{-3}$. Further, a region B adjacent to the source and drain regions S, D in the vicinity of the boundary between the BOX and S-Si has a density of the P type impurity in the order of $1 \times 10^{17} \text{cm}^{-3}$. In such a manner, the region B, adjacent to the regions S, D in the vicinity of the boundary, has a higher density of P type impurity than that of the internal region R, thereby

efficiently suppressing a parasitic channel. This region B might suffer from the reduction in the effective density of the P type impurity due to diffusion of an N type impurity from the source and drain regions S, D.

[0050] Fig. 13 shows a still further embodiment which has basically the same construction as that of the Fig. 12 embodiment. A difference is in that the N channel MIS transistor has an LDD structure. Namely, an LDD region is formed by doping an N type impurity at a relatively low density as compared to that of the source and drain regions S, D. Each LDD region is disposed just under a side spacer SS, composed of silicon dioxide, formed on the side walls of the gate electrode G. The region B just under the LDD region has a certain density of the P type impurity, set greater than that of the internal region R, thereby effectively suppressing a parasitic channel.

[0051] Fig. 14 shows a still further embodiment for suppressing a parasitic channel, in which a pair of complementary MIS transistors are formed on an SOI substrate. A silicon oxide film BOX is formed at a thickness of several tens nm to several μm on a monosilicon substrate SUB which has a thickness of 500 - 700 μm . An N channel MIS transistor has a source region SN and a drain region DN, a depth of which can be controlled in the order of 0.3 - 0.5 μm . This N channel MIS transistor further includes a gate electrode GN composed of polysilicon, a gate insulating film GOXN composed of silicon oxide, and a P type well PW composed of a P type impurity region having a relatively low concentration.

[0052] On the other hand, the P channel MIS transistor comprises a source region SP, a drain region DP, a gate electrode GP composed of polysilicon, a gate insulating film GOXP composed of silicon oxide, and an N type well NW composed of an N type impurity region having a low concentration. These complementary transistor devices are separated from each other by a field oxide film FOX composed of silicon dioxide. In this embodiment, the P type well refers to a region of the monosilicon layer where the N channel MIS transistor is formed, while the N type well refers to another region of the monosilicon layer where the P channel MIS transistor is formed. The P type well is composed of a P type impurity region having a low concentration formed by ion implantation etc. Alternatively, when the SOI substrate has a monosilicon layer initially containing a P type impurity and a new P type impurity may not be doped by ion implantation or diffusion, a P type well may be defined in a region where an N channel MIS transistor is formed. The same is true for the definition of the N type well.

[0053] In the Fig. 14 embodiment, the bottom of the source and drain regions SN, SD of the N channel MIS transistor does not contact with BOX. Stated otherwise, the bottom is spaced from the boundary between the BOX and PW, where an inversion layer or a depletion layer might be induced, thereby avoiding generation of a parasitic channel. Further, the bottom of the source

and drain regions SP, DP of the P channel MIS transistor also does not contact the BOX. In addition, the bottom of the field oxide film FOX does not contact with the BOX.

[0054] Fig. 15 is a plan view showing the N channel MIS transistor formed on the BOX. The source region SN and the drain region DN are separated at opposite sides by the gate electrode GN, composed of polysilicon, containing a high density of N type impurity. The field oxide film FOX composed of thick silicon dioxide covers a surface portion except for the source region SN, drain region DN and gate electrode G.

[0055] Fig. 16 shows a sectional structure taken along the channel widthwise direction of the N channel MIS transistor where the bottom of the field oxide film FOX contacts with the dielectric material BOX. Namely, the section is taken along the line E - F of Fig. 15. This figure shows the monosilicon substrate SUB, the dielectric material BOX, P type well PW, gate insulating film GOXN, field oxide film FOX and gate electrode GN. The source region SN and the drain region DN (not shown in the figure) are disposed forward and rearward, respectively, in the direction normal to the drawing paper, and therefore an electric current flows in the direction normal to the paper along the channel. The field oxide film FOX has an edge formed in a tapered shape called "bird's beak" BB. After forming the field oxide film FOX, a hatched portion r of a very thin monosilicon layer remains under the bird's beak BB. Normally, boron is doped as P type impurity into the P type well PW. When subjecting the monosilicon to an oxidation process, boron, existing in the vicinity of silicon surface, tends to migrate to the silicon oxide film due to the aforementioned segregation. Thus, when forming the field oxide film FOX, a considerable amount of boron is drifted from the region r of the monosilicon layer just under the bird's beak, to the field oxide film FOX. Consequently, the very thin monosilicon portion r just under the bird's beak has an impurity density of boron, which is considerably lower than that of the P type well just under the gate oxide film GOXN.

[0056] Normally, an insulated gate transistor of the field effect type has an electric path called a channel disposed under the gate insulating film. In the N channel MIS transistor, the higher the boron density in the channel region, the higher the threshold value of the gate voltage for conducting the channel. However, in the N channel MIS transistor formed on the SOI substrate, the bottom of the field oxide film FOX may contact with the dielectric material BOX as shown in Fig. 16. The portion r, having a very thin boron density, is formed to thereby lower the threshold value at that portion. Additionally, when the bottom of the source and drain regions contacts with the BOX, this portion r of very low boron concentration may constitute a parasitic current path. The portion r under the bird's beak BB shown in Fig. 16 corresponds to the hatched portion r in Fig. 15. The portion r is positioned widthwise of the sides of the N channel

MIS transistor to form a parasitic channel to thereby increase the leak current.

[0057] In order to eliminate such a parasitic channel, the bottom of the field oxide film FOX is structurally spaced from the dielectric material BOX in the aforementioned Fig. 14 embodiment. In order to make clear this point, Fig. 17 shows a section of the N channel MIS transistor of the present embodiment, taken along the channel widthwise direction. Namely, the Fig 17 structure corresponds to the Fig. 14 structure but an orthogonal section. As understood from this figure, the bottom of the field oxide film FOX is spaced from the dielectric material BOX. Accordingly, the monosilicon layer can remain at a substantial thickness under the bird's beak BB. Therefore, in the portion r under the bird's beak BB, any P type impurity of boron contained therein can be prevented from seriously reducing the density. Namely, when carrying out a LOCOS oxidation process of the monosilicon layer to form the field oxide film FOX, boron contained in the portion r under the bird's beak BB migrates into the FOX, while this portion r is supplied with boron from an underlying monosilicon portion of the P type. Consequently in this construction, a parasitic channel can be effectively eliminated widthwise along the sides of the channel of the N channel MIS transistor, in contrast to the Figs. 15 and 16 construction.

[0058] Fig. 18 shows a variation of the Fig. 14 embodiment, and corresponding references are used for corresponding parts for facilitating understanding of the embodiment. The difference is that the bottom of the source and drain regions SN, DN of the N channel MIS transistor does not contact the BOX, while the bottom of the source and drain regions SP, DP of the P channel MIS transistor contacts the BOX and also the bottom of the field oxide film FOX contacts the BOX. As long as the bottom of the source and drain regions of the N channel MIS transistor does not contact the BOX, a parasitic channel can be eliminated widthwise from the channel ends of the N channel MIS transistor even though the bottom of the field oxide film contacts the BOX. Even if the bottom of the source and drain regions of the P channel MIS transistor contacts the BOX, the P channel MIS transistor is relatively free from a parasitic channel as described before, thereby suppressing a leak current.

[0059] Fig. 19 shows another modification of the Fig. 14, embodiment, and likewise the same references are used for denoting corresponding parts for better understanding. The difference is that while the bottom of the field oxide film FOX contacts the BOX, the BOX is spaced from the bottom of the source and drain regions SN, DN of the N channel MIS transistor, and also the source and drain regions SP, DP of the P channel MIS transistor. In a manner similar to the Fig. 14 embodiment, a parasitic channel may not be produced in either of the N channel and P channel MIS transistors, thereby suppressing a leak current.

[0060] Fig. 20 is a schematic section showing a further variation of the Fig. 14 embodiment. The same ref-

erence numerals denote corresponding parts for better understanding. The difference is that the BOX is spaced from a first field oxide film FOX1 disposed in a region of the P type well PW, one half of a second central field oxide film FOX2 on the lefthand side, and source and drain regions, SN, DN of the N channel MIS transistor. On the other hand, the BOX contacts a third field oxide film FOX3 disposed in a region of an N type well NW, the other half of the second field oxide film FOX2 on the right hand side, and source and drain regions SP, DP of the P channel MIS transistor. In the modification of Fig. 20, as opposed to the embodiments shown in Figs. 14, 18 and 19, the P type well PW formed with the N channel MIS transistor is composed of a thick monosilicon layer having a thickness t_{SN} which is greater than a thickness t_{SP} of a thin monosilicon layer constituting the N type well NW formed with the P channel MIS transistor. By such a construction, the source and drain regions SN, DN of the N channel MIS transistor can be spaced from the dielectric material layer BOX. Similar to the Figs. 18 and 19 embodiments, the Fig. 20 modification is free of a parasitic channel in either of the complementary MIS transistors, thereby advantageously suppressing any leak current.

[0061] A complementary pair of MIS transistors are formed in those of the Figs. 14, 18, 19 and 20 embodiments. However, the present invention is not limited to this, but a bipolar transistor and other devices can be formed concurrently with the complementary MIS transistors. Namely, the semiconductor device according to the present invention is not limited to a so-called CMOS-IC, but may include BiCMOSIC and others.

[0062] The description will now be given for embodiments directed to suppression of "bipolar action". A substrate potential of the monosilicon layer is floated in the transistor, which is formed on the SOI substrate. Therefore, holes tend to be stored in the substrate of the N channel MIS transistor, while electrons tend to be stored in the substrate of the P channel MIS transistor. The storage of these carriers in the substrates may lower a barrier height (which is an internal potential of the PN junction and is called a "built-in potential") between the source region and the substrate, so that the carriers start to flow from the source region to the substrate. Such a bipolar action is described before in conjunction with Fig. 28. The substrate potential must be fixed in order to prevent this bipolar action, and the following embodiments are directed thereto.

[0063] Prior to the description of the embodiments, brief discussion will be given for the background art in conjunction with Figs. 21, 22 to aid understanding.

[0064] Fig. 21 is a plan view showing a drive substrate utilized in a light valve of the active matrix type, and particularly showing a picture area thereof. This picture area is formed on a monosilicon layer S-Si provided on a dielectric material (not shown). Scanning lines G are formed of a polysilicon in a row direction on the surface of the drive substrate. A part thereof constitutes a gate

electrode. Further, a plurality of pixel electrodes E are formed in a matrix arrangement. Each pixel electrode E is composed of a polysilicon having a thickness in the order of several tens nm, and therefore is substantially transparent. An individual transistor comprises a source region S and drain region D formed of a high density impurity layer in a monosilicon. The source region S is connected to a corresponding pixel electrode E through a contact hole CON. Further, the drain region D is connected to a signal line (not shown) composed of metal, such as aluminium, through another contact hole CON.

[0065] Fig. 22 shows a sectional structure of an individual transistor which constitutes a pixel switching element, taken along the channel lengthwise direction. Namely, the section is taken along the line X-X of Fig. 21 when the transistor is a P channel MIS transistor. This transistor is provided with an N type well W containing an N type impurity. The gate electrode G is patterned as a part of the aforementioned scanning line over the well through a gate oxide film GOX. A pair of source and drain regions S, D containing a high density P type impurity are formed on either side of the N type well W. Such a structure of the P channel MIS transistor is provided on an underlayer of silicon oxide film BOX. This transistor is surrounded by a field oxide film FOX for device isolation. The source region is connected to a pixel electrode (not shown) through a thin polysilicon film P-Si. The gate electrode G is coated by a silicon oxide film SiO₂ to provide electrical separation from the pixel electrode. The signal line SIG is composed of metal, such as aluminium, and is connected to the drain region D of the transistor. The signal line SIG is electrically insulated from the pixel electrode by an intermediate insulating film PSG.

[0066] In this embodiment, the N well W, composed of N type impurity and the source and drain regions S, D, are formed in a monosilicon layer disposed on the dielectric material BOX. As shown in the figure, the monosilicon layer has a relatively small thickness ts, such that the bottom of the source and drain regions S, D directly contacts the underlying silicon oxide film BOX. Since the thickness ts of the monosilicon layer is rather thin, the bottom of the field oxide film FOX also contacts the underlying oxide film BOX. The potential of the N type well W must be fixed in order to stably operate such a transistor construction for pixel switching. However, the N type well W is completely surrounded by the field oxide film FOX, and is therefore isolated in an island shape. Stated otherwise, a portion of the monosilicon layer which constitutes the N type well W is separated from another portion of the monosilicon layer formed with a peripheral driver circuit, and is therefore difficult to provide a substrate potential internally.

[0067] Thus, Fig. 23 shows a particular embodiment of the present invention in which a substrate potential of the pixel switching transistor is fixed in the drive substrate of the active matrix type light valve. A monosilicon layer S-Si is provided on a dielectric material (not

shown), and is formed with individual pixel switching transistors. This drive substrate is formed with scanning lines G composed of polysilicon, a part of which constitutes a gate electrode of the transistor. Further, pixel electrodes E are formed of a polysilicon having a thickness of several tens nm. The transistor is provided with source and drain regions S, D composed of a high density P type impurity layer in the monosilicon layer S-Si. Another high density N type impurity region WR of the opposite conductivity type is provided in the vicinity of the drain region D. The source region S is connected to the pixel electrode E through a first contact hole CON1. The drain region D is connected to a signal line (not shown) composed of metal, such as aluminium, through a second contact hole CON2. Moreover the region WR of the high concentration N type impurity is connected to another metal lead (not shown), composed of aluminium, through a third contact hole CON3.

[0068] Fig. 24 shows a sectional structure of the pixel switching transistor, taken along the line Y-Y of Fig. 23. In this embodiment, the pixel switching element comprises the P channel MIS transistor. This transistor is formed in the N type well W containing the N type impurity. The gate electrode G is patterned as a part of the scanning line over the N type well W through a gate oxide film GOX. The N type well W is formed at opposite sides thereof with the source region S, composed of a high density p type impurity layer, and the high density N type impurity region WR of the opposite conductivity type, respectively. Further, the drain region D (not shown) is provided behind the N type impurity region WR. This transistor is formed over the underlying silicon oxide film BOX having a thickness in the order of several hundreds nm to several μ m. Its device region is isolated from other transistors by a field oxide film FOX. The source region S is connected to a pixel electrode (not shown) through a thin polysilicon film P-Si. Further, the gate electrode G composed of a polysilicon film is insulated from the pixel electrode composed of another polysilicon film by a silicon oxide film SiO₂. Further, the aluminium metal lead Al is connected to the above noted high density N type impurity region WR to provide thereto a ground potential. The aluminium lead Al is insulated from the pixel electrode by an intermediate insulating film PSG. The aluminium metal lead is extended from a peripheral driver circuit to electrically connect to the N type impurity region WR of the high density. Consequently, the N type well W adjacent to the N type impurity region WR of high density can also be stably fixed to ground potential.

[0069] Needless to say in the foregoing embodiment, the aluminium lead may be formed of other metals.

[0070] Fig. 31 shows one embodiment of a light valve utilizing the inventive semiconductor device as a driver substrate, and specifically shows a liquid crystal light valve of the active matrix type. This light valve has a laminate structure where a drive substrate 201, com-

posed of the inventive semiconductor device, is coupled to a counter substrate 202, composed of transparent glass, by a spacer 203, and an electro-optical material in the form of liquid crystal 204 is sandwiched between the pair of substrates. The driver substrate 201 has a multi-layer structure where an integrated circuit formed in a monosilicon layer 206 provided on a dielectric material 205 is transferred to a support member 208 by means of an adhesive layer 207. As described before, a passivation film 209 protects the integrated circuit, and a silicon oxynitride film or a silicon nitride film 210 is disposed as a top layer of the passivation film 209, thereby efficiently protecting the integrated circuit from degradation of its electrical characteristics due to water vapor and hydrogen gas contained in the adhesive layer 207. The driver substrate 201 is divided into a peripheral driver circuit area and a picture area. The picture area is formed integrally with pixel electrodes 211 arranged in a matrix and pixel switching elements 212 for driving the pixel electrodes 211. The peripheral driver circuit area is masked by a light shield film 213 from a rear face. Further, the pixel switching elements 212 are also masked by the light shielding film 213 from the rear face. The dielectric material 205 has a thickness t_2 in the peripheral driver circuit area, which is set greater than another thickness t_1 of the dielectric material disposed in the picture area. Particularly, the reduction in thickness of the dielectric material 205 of the picture area may improve the efficiency of the electric field applied to the liquid crystal 204.

[0071] An orientation film 214 is formed on a rear face over the picture area of the driver substrate 201. Further, the counter substrate 202 is provided on its inner front face with a common electrode 215 and another orientation film 216.

[0072] Fig. 32 shows an image projector utilizing the Fig. 31 light valves which are of the transmission type. This image projector 301 comprises a light source 302, such as a lamp, and three light valves 303 - 305. The light source 302 illuminates the light valves 303 - 305 so that images on the respective light valves are projected divergently by an optical lens 306. In this embodiment, the three valves are arranged for respective images of three primary colours Red, Green and Blue R, G and B correspondingly.

[0073] The source light is reflected by a first mirror M1, passes through a filter 307, and is then split by a first dichroic mirror DM1 into a R component, and remaining G and B components. The R component is reflected by a second mirror M2, and thereafter passes through a condenser lens C1 to irradiate the first light valve 303. On the other hand, the G component is divided out by a second dichroic mirror DM2, and thereafter irradiates the second light valve 304 through a condenser lens C2. The last B component irradiates the third valve 305 through a condenser lens C3. The R, G and B components passing through the respective light valves are combined together by dichroic mirrors DM3, DM4 and a

mirror M3. The combination is then projected divergently by the optical lens 306.

[0074] As described before, the respective light valve is comprised of a driver substrate formed with pixel electrodes, and a driver circuit for activating the pixel electrodes according to a given signal, a counter substrate opposed to the driver substrate, and an electro-optical material layer composed of liquid crystal or other such medium disposed between the driver and counter substrates. The driver substrate includes a transparent dielectric material, a single crystal semiconductor layer formed on the transparent dielectric material, and a light shielding layer provided on a rear face of the transparent dielectric material in opposed relation to the single crystal semiconductor layer. The driver circuit contains transistor elements formed in the single crystal layer. The light shielding layer is provided to mask an active portion of each transistor element. The pixel electrodes are integrally formed in the single crystal semiconductor layer, and is electrically connected to the driver circuit. The driver circuit activates the pixel electrodes to act on the electro-optical material to control transmittance thereof to thereby function as a light valve.

[0075] The description will now turn to a method of producing a light valve in conjunction with Figs. 33 and 34. In the first step shown in Fig. 33(A), there is prepared an SOI substrate composed of a three-layer structure in which a temporary substrate 401 and a single crystal semiconductor layer 402 are laminated with each other through a transparent dielectric material 403. In this embodiment, the temporary substrate 401 is composed of monosilicon having a thickness of 500 - 700 μm , the single crystal semiconductor layer 402 is composed of a thin film monosilicon having a thickness about 1 μm , and the transparent dielectric material 403 is composed of silicon dioxide having a thickness about 1 μm .

[0076] Next, in the second step shown in Fig. 33(B), a pixel electrode 404 is formed in a portion where the single crystal semiconductor layer 403 is selectively removed, or in a portion where a silicon dioxide film is selectively formed over the SOI substrate. Further, the single crystal semiconductor layer 403 is formed with a pixel switching element 405 and a driver integrated circuit 406 for selectively feeding a signal to each pixel switching element 405. Further, the driver is coated by a passivation film 407. The top layer 408 of this passivation film 407 is composed of a silicon oxynitride film or a silicon nitride film as described before.

[0077] In the third step shown in Fig. 33(C), a support member 410 is mounted through an adhesive layer 409 on the surface of the SOI substrate formed with the pixel electrodes 404 and the driver. Preferably, a levelling layer 411 is interposed between the passivation film 407 and the adhesive layer 409.

[0078] Next, in the fourth step shown in Fig. 34(A), the temporary substrate is removed to expose the transparent dielectric material 403. The removal of the temporary substrate is carried out by an etching process using

the transparent dielectric material 403 as an etching stopper.

[0079] In the fifth step shown in Fig. 34(B), a through-hole 412 is formed in a given location of the exposed transparent dielectric material 403. Further, a metal film is formed entirely over the exposed transparent dielectric material 403. Subsequently in the sixth step, the metal film is patterned to form a light shielding layer 413 which covers partly or entirely the driver as well as to concurrently form an electrode pad 414. This electrode pad 414 is electrically connected to the driver through the through-hole 412 to provide an external electrode lead. Lastly, in the seventh step, though not shown in the figure, a counter substrate provisionally formed with a transparent electrode, is fixed to the rear face of the drive substrate formed with the light shielding layer, yet leaving a gap. Then, an electro-optical material is filled in the gap to complete the light valve.

[0080] Lastly, the description will now turn to the method of producing the SOI substrate used for making the semiconductor device according to the present invention. Currently, SOI substrates using monosilicon are classified into two types of wafer. The first type is produced such that oxygen atoms are ion-implanted into a monosilicon substrate at a given depth, and thereafter the substrate is annealed. This type of SOI wafer is called SIMOX. This wafer has the feature that the monosilicon of the SOI layer has very small variation of thickness. However, unless the thickness of the SOI silicon layer is less than 0.2 μm , the SIMOX wafer cannot achieve good quality of the monosilicon layer after annealing. When the monosilicon of the SOI layer has such a thin thickness, the bottom of the source and drain regions, of both the N channel and P channel MIS transistors, may contact the BOX, thereby failing to eliminate a parasitic channel.

[0081] In view of this, the present invention mainly utilizes an SOI substrate produced by a bonding method. Fig. 35(A) to Fig. 35(D) show various examples of the bonded SOI substrate. The SOI substrate shown in Fig. 35(A) is the most basic one in which a monosilicon layer 503 is bonded onto a monosilicon substrate 501 through a silicon oxide film 502.

[0082] In the SOI substrate shown in Fig. 35(B), three layers of electrically insulative material are interposed between the monosilicon substrate 501 and the monosilicon thin film 503. This electrically insulative material is composed of an intermediate silicon nitride layer 504 sandwiched by upper and lower silicon oxide layers 505, 506. The silicon nitride layer generates an internal tension strain. On the other hand, the silicon oxide layer generates a compression strain. These layers are laminated with one another to cancel the tension and compression strains with each other to thereby reduce the overall stress.

[0083] In the SOI substrate shown in Fig. 35(C), double layers of silicon nitride 507 and silicon oxide 508 are interposed between the monosilicon substrate 501 and

the monosilicon film 503. In a similar manner, the tension and compression strains are cancelled by each other to eliminate any bending deformation in the SOI substrate.

5 **[0084]** In SOI substrate shown in Fig. 35(D), further double layers of silicon nitride 509 and silicon oxide 510 are added to the structure of the aforementioned SOI substrate shown in Fig. 35(C).

10 **[0085]** Lastly, though not specifically referring to the drawings, the description will include basic processes of producing the inventive semiconductor device as a summary.

15 **[0086]** In the first step, a SOI substrate is formed such that a single crystal semiconductor layer is laminated on a temporary substrate through an electrically insulative material. In the second step, an integrated circuit is formed in the single crystal semiconductor layer. In the third step, a support member is fixed by adhesive to a surface of the formed integrated circuit oppositely to the temporary substrate. In the fourth step, the temporary substrate is removed to expose a flat rear face of the electrically insulative material. Lastly in the fifth step, at least an electrode is formed on the exposed flat face of the electrically insulative material.

25 **[0087]** Preferably, in the first step, a semiconductor substrate, composed of monosilicon, is fixed to the temporary substrate, composed of silicon, through the electrically insulative material, composed of silicon dioxide, by thermal pressing. Therefore, the semiconductor substrate is polished into a thin film to thereby form the SOI substrate having a monosilicon layer. Further preferably, in the first step, a silicon nitride layer is deposited on the temporary substrate composed of silicon as an underlayer, and subsequently a silicon dioxide layer is deposited by CVD to thereby form the electrically insulative material. Thereafter, the semiconductor is fixed by thermal pressing. Further, in the fourth step, the temporary substrate is removed by etching or a combination of etching and polishing by using the silicon dioxide layer or silicon nitride layer as an etching stopper. Moreover, in the third step, the support member is fixed by means of an adhesive containing mainly silicon dioxide. Alternatively, an adhesive is applied to a surface of the integrated circuit, and is then cured to form a single layer of the support member.

45 **[0088]** As described above, according to the present invention, the semiconductor device is constructed such that the integrated circuit formed in the SOI substrate is transferred to the transparent support member by means of an adhesive layer. In this structure, a silicon oxynitride film or silicon nitride film is utilized as a top layer of the passivation film for coating the integrated circuit, thereby advantageously blocking any water or hydrogen contained in the adhesive layer, to prevent degradation of the electrical characteristics of the integrated circuit to improve its reliability. Further, a levelling layer may be interposed between the adhesive layer and the passivation film when transferring the integrated

circuit, thereby advantageously improving the adhesion strength. Particularly, the levelling layer can be composed of silicon dioxide material, which does not affect the integrated circuit, thereby advantageously and stably maintaining the reliability.

[0089] The inventive semiconductor device can be used as a drive substrate for a light valve of the active matrix type. In such a case, a switching transistor contained in a picture area can be composed of polysilicon or amorphous silicon, thereby advantageously suppressing any photoelectric leak current. On the other hand, the peripheral driver circuit may be composed of transistors utilizing the monosilicon as it is, thereby advantageously realizing a driver circuit having high driveability, small device size and fast operation speed.

[0090] Further, according to the present invention, an impurity having an opposite conductivity type to the source and drain regions are doped into the boundary between the monosilicon layer and the dielectric material BOX, of a relatively high density, thereby advantageously suppressing any parasitic channel. Particularly, the bottom of the source and drain regions of the N channel MIS transistor may be spaced from the underlying dielectric material, thereby advantageously preventing the parasitic channel. Similarly, the bottom of the field oxide film surrounding a device region of the N channel MIS transistor may be spaced from the underlying dielectric material, thereby advantageously eliminating the parasitic channel.

[0091] When the inventive semiconductor device is utilized as a drive substrate of the light valve, the switching transistor element formed in the picture area may be irradiated by an incident light. In view of this, the size of the pixel switching transistor is set smaller than that of the peripheral driver circuit transistor, thereby avoiding any increase in photoelectric current. Particularly, the pixel switching element can be composed of a P channel MIS transistor, which is effective to suppress any leak current, thereby advantageously improving the ON/OFF characteristic. Further, the pixel switching transistor is formed in a region where the monosilicon layer has a relatively small thickness as compared to another region of the monosilicon layer where the peripheral driver transistor is formed, thereby advantageously suppressing any leak current.

[0092] In addition, the substrate potential of the transistor is fixed in the monosilicon layer, thereby advantageously suppressing any leak current due to bipolar action.

[0093] According to the present invention, the SOI substrate produced by the bonding method is adopted thereby providing a semiconductor device having a low production cost and high reliability. Particularly, double layers of a nitride film and an oxide film are used as an electrically insulative material interposed between the monosilicon layer and the monosilicon substrate so that tension strain and compression strain are cancelled by each other, thereby advantageously preventing defor-

mation of the SOI substrate.

[0094] Additionally, when the inventive semiconductor device is used as a drive substrate in the light valve, the exposed dielectric material has a relatively small thickness in the picture area, thereby advantageously generating an electric field to drive the light valve.

[0095] The foregoing description of the present invention has been given by way of example only and it will be appreciated by a person skilled in the art that modifications may be made without departing from the scope of the present invention. Moreover, it will be appreciated that the foregoing embodiments are not exclusive to each other and may be combined in a variety of ways.

[0096] In the accompanying drawings, the reference numerals used for example in figure 1 have the following significance:-

1. dielectric material
2. monocrystalline silicon layer
3. silicon oxynitride film or silicon nitride film
4. silicon dioxide layer
5. adhesive layer
6. support member
7. leveling layer
8. pixel switching element group
9. driver integrated circuit

Claims

1. An active matrix display semiconductor device comprising an electrically insulative layer (1; 101; 102; 403; 502), a monocrystalline silicon layer (2; 103; 206; 402; 503) disposed on the insulative layer and having at least one integrated circuit (10, 11, 12; 212; 405, 406) formed therein so as to use the monocrystalline silicon layer as an active layer, a passivation film (3, 4; 209; 407) covering at least the integrated circuit, an adhesive layer (5; 207; 409) disposed over the passivation film, and a support member (6; 208; 410) fixed to the passivation film through the adhesive layer to support the monocrystalline silicon layer, wherein the integrated circuit comprises a pixel switching element portion having a number of pixel switching elements (10; 212; 405) each comprising a thin film MIS FET and a driving element portion having a number of drivers (11; 406) each comprising a thin film MIS FET and each for driving a respective pixel switching element, and wherein the monocrystalline silicon layer is relatively thick in the driving element portion and is relatively thin in the pixel switching element portion.
2. A semiconductor device according to claim 1, wherein the passivation film has a top layer (3; 210; 408) comprising one of a silicon oxynitride film or a

silicon nitride film.

3. A semiconductor device according to claim 1 or claim 2, including a levelling layer (7; 411) interposed between the passivation film and the adhesive layer. 5
4. A semiconductor device according to any preceding claim, wherein the MIS transistor of each pixel switching element is of P channel type. 10
5. A semiconductor device according to any preceding claim, in which each pixel switching element MIS transistor has a smaller channel area than that of the respective driver MIS transistor. 15
6. A semiconductor device according to any any preceding claim, in which each MIS transistor comprises a pair of source and drain regions a channel region (ch, 106) formed between the source and drain regions (S, D; 108 109) and a further region (R) formed under said channel region. 20
7. A semiconductor device according to claim 6, wherein the source and drain regions are spaced apart from the electrically insulative layer. 25
8. A semiconductor device according to claim 6 or 7, in which said further region includes an impurity of a first electroconductivity type, said source and drain regions contain another impurity of a second electroconductivity type and wherein an impurity of the first electroconductivity type is doped between the source and drain regions at a certain density sufficient to suppress generation of a parasitic channel, and another impurity of the second electroconductivity type is doped into the channel region for controlling the threshold voltage. 30 35
9. A semiconductor device according to claim 6 or 7, in which said further region includes an impurity of a first electroconductivity type, said source and drain regions contain another impurity of a second electroconductivity type and wherein a gate electrode (G;107) is disposed on the channel region through a gate insulating film (GOX; 105), and wherein a part of the region positioned between the gate insulating film and the electrically insulative layer comprises an impurity layer (106) of one electroconductivity type, having a relatively low density of impurity of the first conductivity type in the channel region as compared to a lower region in the vicinity of a boundary (113) to the electrically insulative material. 40 45 50
10. A semiconductor device according to claim 6, 7, 8 or 9, further including an impurity region (B) having an opposite electroconductivity type to that of

source and drain regions, and being formed in the vicinity of a boundary between the electrically insulative layer and the monocrystalline silicon layer at locations adjacent to the source and drain regions.

11. A semiconductor device according to any preceding claim, wherein at least one driver MIS transistor is an N type transistor formed in one of a P type impurity region and a P well region (PW) which includes a field oxide film (FOX, 17) spaced apart from the electrically insulative layer.
12. A semiconductor device according to any one of the preceding claims, wherein each pixel switching element has, around its vicinity, a high impurity region having the same electroconductivity type as that of the monocrystalline silicon layer.
13. A semiconductor device according to any one of the preceding claims, wherein the electrically insulative layer is relatively thick in the driving element portion and is relatively thin in the pixel switching element portion.
14. A semiconductor device according to any one of the preceding claims, wherein the driving element portion includes an N type MIS transistor surrounded by a field oxide film (FOX; FOX1, FOX2) and formed in the monocrystalline silicon layer, a source and a drain region having N type impurity (SN, DN) of the N type MIS transistor are formed in the monocrystalline silicon layer, which are spaced apart from the surface of the electrically insulative layer, and a channel region of the N type MIS transistor is formed in the monocrystalline silicon layer having P type impurity, the monocrystalline silicon layer having the P type impurity being provided therein extending under the field oxide film.
15. A semiconductor device according to any one of the preceding claims, wherein the driving element portion includes a P type MIS transistor and an N type MIS transistor formed in the monocrystalline silicon layer, the thickness of the monocrystalline silicon layer of the N type MIS transistor being thicker than that of the monocrystalline silicon layer of the P type MIS transistor.
16. A semiconductor device according to any one of the preceding claims, wherein at least one of the pixel switching element MIS transistors comprising a pair of source (S) and drain (D) regions having a first conductivity type impurity in the monocrystalline silicon layer, a channel region having a second conductivity type impurity formed between the source and the drain regions in the monocrystalline silicon layer, a gate electrode (G) layer on the channel region through a gate insulating film and a heavily

doped region (WR) in the monocrystalline silicon layer having an impurity concentration of a second conductivity type higher than that of the channel region.

17. A semiconductor device according to claim 16, further comprising a signal line, a scanning line, a pixel electrode (E) and a constant potential line, wherein the signal line is electrically connected to the drain region, the scanning line is electrically connected to the gate electrode layer, the pixel electrode is electrically connected to the source region, and the constant potential line is electrically connected to the heavily doped region.

18. A method of producing an active matrix display semiconductor device comprising: forming an SOI substrate (101, 102; 205; 501) having a single crystal semiconductor layer (2, 103; 206; 402; 503) formed on a temporary substrate (101; 401) through an electrically insulative layer (1; 102; 205; 403; 502); forming an integrated circuit (10, 11, 12; 212; 405, 406) in the single crystal semiconductor layer so as to use that layer as an active layer; forming a passivation film (3, 4; 209; 407) on the integrated circuit; fixing a support member (6; 208; 410) by adhesive (5; 207; 409) to a surface of the passivation film at an opposite side to the temporary substrate; removing the temporary substrate to expose a flat surface of the electrically insulative layer; and forming at least an electrode (14; 211; 404) on the exposed flat surface of the electrically insulative layer; wherein the step of forming the single crystal semiconductor layer (2, 103; 206; 402; 503) produces a relatively thick portion thereof and a relatively thin portion thereof, and the step of forming the integrated circuit (10, 11, 12; 212; 405, 406) is such as to produce a pixel switching element portion having a number of pixel switching elements (10; 212; 405) each comprising a thin film MIS FET and a driving element portion having a number of drivers (11; 406) each comprising a thin film MIS FET and each for driving a respective pixel switching element, the pixel switching element portion (10; 212; 405) being in the said relatively thin portion and the driving element portion (11; 406) being in the said relatively thick portion.

19. A method of producing a semiconductor device according to claim 18, wherein forming the SOI substrate comprises fixing the single crystal semiconductor layer by thermal adhesion to the temporary substrate, through the electrically insulative layer, and thinning the semiconductor layer to form the SOI substrate having the single crystal layer.

20. A method of producing a semiconductor device according to claim 18, wherein forming the SOI sub-

strate includes forming the electrically insulative layer by depositing a silicon nitride layer (504; 507; 509) as an underlayer on the temporary substrate, depositing a silicon dioxide layer (505, 506; 508; 510) by CVD, and fixing the semiconductor substrate to the silicon dioxide layer by thermal adhesion.

21. A method of producing a semiconductive device according to any one of claims 18 to 20, further including opening a through-hole (412) in a given position of the exposed electrically insulative layer and forming a metal film (13; 414) on the exposed surface thereof; patterning the metal film to form a mask (413) layer which covers partly or entirely one of the integrated circuits, and concurrently forming an electrode pad which electrically connects to the integrated circuit through the through-hole; coupling a counter substrate (202) formed with a transparent electrode, to a surface of the insulative layer formed with the mask layer, leaving a gap, and filling an electro-optical material (204) in the gap.

22. A method as claimed in any one of claims 18 to 21, wherein the passivation film has a top layer comprising a silicon oxynitride or a silicon nitride film.

23. An image projection apparatus (301) having a light source (302) for irradiating at least one light valve (303, 304, 305), and an optical lens (306) for projecting an enlarged image displayed on the light valve(s), wherein the light valves each comprise a semiconductor device as claimed in any one of claims 1 to 17.

Patentansprüche

1. Aktivmatrixanzeige-Halbleitervorrichtung, umfassend eine elektrisch isolierende Schicht (1; 101, 102; 403; 502), eine auf der isolierenden Schicht angeordnete monokristalline Siliciumschicht (2; 103; 206; 402; 503), in der mindestens eine integrierte Schaltung (10, 11, 12; 212; 405, 406) so ausgebildet ist, daß die monokristalline Siliciumschicht als aktive Schicht verwendet wird, einen zumindest die integrierte Schaltung überdeckenden Passivierungsfilm (3, 4; 209; 407), eine über dem Passivierungsfilm angeordnete Klebschicht (5; 207; 409) und ein an dem Passivierungsfilm über die Klebschicht befestigtes Trägerelement (6; 208; 410) zum Tragen der monokristallinen Siliciumschicht, wobei die integrierte Schaltung einen Bildpunkt-Schaltelementenbereich mit einer Anzahl von jeweils einen Dünnschicht-MISFET umfassenden Bildpunkt-Schaltelementen (10; 212; 405) sowie einen Ansteuerelementenbereich mit einer Mehrzahl von Ansteuerelementen (11; 406) umfaßt, von denen je-

- des einen Dünnschicht-MISFET umfaßt und jeweils zur Ansteuerung eines jeweiligen Bildpunkt-Schaltelements vorgesehen ist, und wobei die monokristalline Siliciumschicht in dem Ansteuerelementenbereich relativ dick ist und in dem Bildpunkt-Schaltelementenbereich relativ dünn ist. 5
2. Halbleitervorrichtung nach Anspruch 1, bei der der Passivierungsfilm eine Oberschicht (3; 210; 408) aufweist, welche einen Siliciumoxynitrid-Film oder einen Siliciumnitrid-Film umfaßt. 10
3. Halbleitervorrichtung nach Anspruch 1 oder Anspruch 2, umfassend eine Ausgleichsschicht (7; 411), welche zwischen den Passivierungsfilm und die Klebschicht eingefügt ist. 15
4. Halbleitervorrichtung nach einem der vorhergehenden Ansprüche, bei der der MIS-Transistor jedes Bildpunkt-Schaltelements vom P-Kanal-Typ ist. 20
5. Halbleitervorrichtung nach einem der vorhergehenden Ansprüche, bei dem jeder Bildpunkt-Schaltelementen-MIS-Transistor einen kleineren Kanalbereich als der jeweilige Ansteuerelementen-MIS-Transistor aufweist. 25
6. Halbleitervorrichtung nach einem der vorhergehenden Ansprüche, bei der jeder MIS-Transistor ein Paar von Source- und Drain-Bereichen, einen zwischen den Source- und Drain-Bereichen (S, D; 108, 109) ausgebildeten Kanalbereich (ch, 106) sowie einen weiteren Bereich (R) umfaßt, der unter dem Kanalbereich ausgebildet ist. 30
7. Halbleitervorrichtung nach Anspruch 6, bei der die Source- und Drain-Bereiche im Abstand von der elektrisch isolierenden Schicht angeordnet sind. 35
8. Halbleitervorrichtung nach Anspruch 6 oder 7, bei der der weitere Bereich eine Störstellenverunreinigung eines ersten Elektroleitfähigkeits-Typs aufweist, wobei die Source- und Drain-Bereiche eine weitere Störstellenverunreinigung eines zweiten Elektroleitfähigkeits-Typs aufweisen und wobei eine Störstellenverunreinigung des ersten Elektroleitfähigkeits-Typs zwischen den Source- und Drain-Bereichen mit einer bestimmten, zur Unterdrückung der Entstehung eines parasitären Kanals ausreichenden Dichte dotiert ist und eine weitere Störstellenverunreinigung des zweiten Elektroleitfähigkeits-Typs in dem Kanalbereich zur Steuerung der Schwellenspannung dotiert ist. 40
9. Halbleitervorrichtung nach Anspruch 6 oder 7, bei der der weitere Bereich eine Störstellenverunreinigung eines ersten Elektroleitfähigkeits-Typs aufweist, wobei die Source- und Drain-Bereiche eine 45
- weitere Störstellenverunreinigung eines zweiten Elektroleitfähigkeits-Typs aufweisen und wobei eine Gate-Elektrode (G; 107) über einen Gate-Isolierfilm (GOX; 105) auf dem Kanalbereich angeordnet ist und ein Teil des zwischen dem Gate-Isolierfilm und der elektrisch isolierenden Schicht angeordneten Bereichs eine Störstellenschicht (106) eines Elektroleitfähigkeits-Typs umfaßt, welche eine relativ niedrige Störstellendichte des ersten Leitfähigkeits-Typs im Kanalbereich verglichen mit einem tieferen Bereich in der Nähe einer Grenze (113) zum elektrisch isolierenden Material aufweist. 50
10. Halbleitervorrichtung nach Anspruch 6, 7, 8 oder 9, ferner umfassend einen Störstellenbereich (B) mit einem zu den Source- und Drain-Bereichen entgegengesetzten Elektroleitfähigkeits-Typ, der in der Nähe einer Grenze zwischen der elektrisch isolierenden Schicht und der monokristallinen Siliciumschicht an den Source- und Drain-Bereichen benachbarten Stellen ausgebildet ist. 55
11. Halbleitervorrichtung nach einem der vorhergehenden Ansprüche, bei der mindestens ein Ansteuerelementen-MIS-Transistor ein Transistor vom N-Typ ist, der in einem P-Typ-Störstellenbereich oder einem P-Wannenbereich (PW) ausgebildet ist, welcher einen im Abstand von der elektrisch isolierenden Schicht angeordneten Feldoxidfilm (FOX, 17) umfaßt. 60
12. Halbleitervorrichtung nach einem der vorhergehenden Ansprüche, bei der jedes Bildpunkt-Schaltelement um seine Umgebung einen störstellenstarken Bereich mit dem gleichen Elektroleitfähigkeits-Typ wie dem der monokristallinen Siliciumschicht aufweist. 65
13. Halbleitervorrichtung nach einem der vorhergehenden Ansprüche, bei der die elektrisch isolierende Schicht in dem Ansteuerelementenbereich relativ dick ist und in dem Bildpunkt-Schaltelementenbereich relativ dünn ist. 70
14. Halbleitervorrichtung nach einem der vorhergehenden Ansprüche, bei der der Ansteuerelementenbereich einen MIS-Transistor vom N-Typ umfaßt, welcher von einem Feldoxidfilm (FOX; FOX1, FOX2) umgeben ist und in der monokristallinen Siliciumschicht ausgebildet ist, wobei ein Source- und ein Drain-Bereich mit N-Typ-Störstellenverunreinigung (SN, DN) des N-Typ-MIS-Transistors in der monokristallinen Siliciumschicht ausgebildet sind und Abstand von der Oberfläche der elektrisch isolierenden Schicht aufweisen und wobei ein Kanalbereich des N-Typ-MIS-Transistors in der monokristallinen Schicht mit P-Typ-Störstellenverunreinigung ausgebildet ist, wobei die monokristalline Si-

liciumschicht mit der darin vorgesehenen P-Typ-Störstellenverunreinigung sich unter den Feldoxidfilm erstreckt.

15. Halbleitervorrichtung nach einem der vorhergehenden Ansprüche, bei der der Ansteuerelementenbereich einen P-Typ-MIS-Transistor und einen N-Typ-MIS-Transistor umfaßt, die in der monokristallinen Siliciumschicht ausgebildet sind, wobei die Dicke der monokristallinen Siliciumschicht des N-Typ-MIS-Transistors dicker als die der monokristallinen Siliciumschicht des P-Typ-MIS-Transistors ist. 5 10
16. Halbleitervorrichtung nach einem der vorhergehenden Ansprüche, bei der mindestens einer der Bildpunkt-Schalt-elementen-MIS-Transistoren ein Paar von Source- (S) und Drain- (D) Bereichen mit einer Störstellenverunreinigung eines ersten Leitfähigkeits-Typs in der monokristallinen Siliciumschicht, einen zwischen den Source- und Drain-Bereichen in der monokristallinen Siliciumschicht ausgebildeten Kanalbereich mit einer Störstellenverunreinigung eines zweiten Leitfähigkeits-Typs, eine Gate-Elektrodenschicht (G) über einen Gate-Isolierfilm auf dem Kanalbereich sowie einen stark dotierten Bereich (WR) in der monokristallinen Siliciumschicht umfaßt, welcher eine Störstellenkonzentration eines zweiten Leitfähigkeits-Typs besitzt, die größer als die des Kanalbereichs ist. 15 20 25 30
17. Halbleitervorrichtung nach Anspruch 16, ferner umfassend eine Signalleitung, eine Abtastleitung, eine Bildpunkt-Elektrode (E) sowie eine Konstantpotentialleitung, wobei die Signalleitung elektrisch mit dem Drain-Bereich verbunden ist, die Abtastleitung elektrisch mit der Gate-Elektrodenschicht verbunden ist, die Bildpunkt-Elektrode elektrisch mit dem Source-Bereich verbunden ist und die Konstantpotentialleitung elektrisch mit dem stark dotierten Bereich verbunden ist. 35 40
18. Verfahren zur Herstellung einer Aktivmatrixanzeige-Halbleitervorrichtung, umfassend: Ausbilden eines SOI-Substrats (101, 102; 205; 501), welches eine auf einem temporären Substrat (101; 401) über eine elektrisch isolierende Schicht (1; 102; 205; 403; 502) ausgebildete Einkristall-Halbleiterschicht (2, 103; 206; 402; 503) aufweist, Ausbilden einer integrierten Schaltung (10, 11, 12; 212; 405, 406) in der Einkristall-Halbleiterschicht, so daß diese Schicht als aktive Schicht verwendet wird, Ausbilden eines Passivierungsfilms (3, 4; 209; 407) auf der integrierten Schaltung, Befestigen eines Trägerelements (6; 208; 410) mittels eines Klebstoffs (5; 207; 409) auf einer Oberfläche des Passivierungsfilms auf einer dem temporären Substrat gegenüberliegenden Seite, Entfernen des temporären Substrats, um eine flache Oberfläche der elek-

trisch isolierenden Schicht freizulegen, und Ausbilden wenigstens einer Elektrode (14; 211; 404) auf der freigelegten flachen Oberfläche der elektrisch isolierenden Schicht, wobei der Schritt der Ausbildung der Einkristall-Halbleiterschicht (2, 103; 206; 402; 504) einen relativ dicken Bereich derselben und einen relativ dünnen Bereich derselben hervorbringt und der Schritt der Ausbildung der integrierten Schaltung (10, 11, 12; 212; 405, 406) derart ist, daß ein Bildpunkt-Schalt-elementenbereich mit einer Anzahl von jeweils einen Dünnschicht-MISFET umfassenden Bildpunkt-Schalt-elementen (10; 212; 405) sowie ein Ansteuerelementenbereich geschaffen werden, welcher eine Anzahl von Ansteuerelementen (11; 406) aufweist, die jeweils einen Dünnschicht-MISFET umfassen und jeweils zur Ansteuerung eines jeweiligen Bildpunkt-Schalt-elementes vorgesehen sind, wobei der Bildpunkt-Schalt-elementenbereich (10; 212; 405) in dem relativ dünnen Bereich liegt und der Ansteuerelementenbereich (11; 406) in dem relativ dicken Bereich liegt.

19. Verfahren zur Herstellung einer Halbleitervorrichtung nach Anspruch 18, bei dem die Ausbildung des SOI-Substrats die Befestigung der Einkristall-Halbleiterschicht durch Thermoanheben an das temporäre Substrat über die elektrisch isolierende Schicht und die Schwächung der Halbleiterschicht zur Bildung des SOI-Substrats mit der Einkristall-Schicht umfaßt. 25 30

20. Verfahren zur Herstellung einer Halbleitervorrichtung nach Anspruch 18, bei dem die Ausbildung des SOI-Substrats das Ausbilden der elektrisch isolierenden Schicht durch Ablagern einer Siliciumnitridschicht (504; 507; 509) als Unterschicht auf dem temporären Substrat, das Ablagern einer Siliciumdioxidschicht (505, 506; 508; 510) durch CVD und das Befestigen des Halbleitersubstrats an der Siliciumdioxidschicht durch Thermokleben umfaßt. 35 40

21. Verfahren zur Herstellung einer Halbleitervorrichtung nach einem der Ansprüche 18 bis 20, ferner umfassend: Öffnen eines Durchgangslochs (412) an einer gegebenen Stelle der freigelegten elektrisch isolierenden Schicht und Ausbilden eines Metallfilms (13; 414) auf der freigelegten Oberfläche derselben, Mustern des Metallfilms zur Bildung einer Maskenschicht (413), welche eine der integrierten Schaltungen teilweise oder vollständig überdeckt, und gleichzeitig Ausbilden einer Elektrodenkontaktfläche, welche mit der integrierten Schaltung über das Durchgangsloch verbunden ist, Ankoppeln eines mit einer transparenten Elektrode ausgebildeten Gegesubstrats (202) an eine Oberfläche der mit der Maskenschicht ausgebildeten isolierenden Schicht unter Freilassung eines Spalts 45 50 55

und Einfüllen eines elektrooptischen Materials (204) in den Spalt.

22. Verfahren nach einem der Ansprüche 18 bis 21, bei dem der Passivierungsfilm eine Oberschicht aufweist, welche einen Siliciumoxynitrid- oder einen Siliciumnitrid-Film umfaßt.
23. Bildprojektionsvorrichtung (301) mit einer Lichtquelle (302) zur Bestrahlung mindestens eines Lichtventils (303, 304, 305) sowie mit einer optischen Linse (306) zum Projizieren eines auf dem Lichtventil bzw. den Lichtventilen angezeigten vergrößerten Bilds, wobei die Lichtventile jeweils eine Halbleitervorrichtung nach einem der Ansprüche 1 bis 17 umfassen.

Revendications

1. Dispositif semi-conducteur avec afficheur à matrice active comprenant une couche électriquement isolante (1 ; 101, 102 ; 403 ; 502), une couche de silicium monocristallin (2 ; 103 ; 206 ; 402 ; 503) disposée sur la couche isolante et ayant au moins un circuit intégré (10, 11, 12 ; 212 ; 405, 406) formé dans celle-ci de façon à utiliser la couche de silicium monocristallin comme couche active, un film de passivation (3, 4 ; 209 ; 407) recouvrant au moins le circuit intégré, une couche d'adhésif (5 ; 207 ; 409) disposée sur le film de passivation, et un élément de support (6 ; 208 ; 410) fixé au film de passivation par l'intermédiaire de la couche d'adhésif afin de supporter la couche de silicium monocristallin, dans lequel le circuit intégré comprend une partie d'éléments de commutation de pixel ayant un certain nombre d'éléments de commutation de pixel (10 ; 212 ; 405) comprenant, chacun, un film mince de FET MIS et une partie d'éléments de commande ayant un certain nombre de circuits de commande (11 ; 406) comprenant, chacun, un film mince de FET MIS pour commander, chacun, un élément de commutation de pixel respectif, et dans lequel la couche de silicium monocristallin est relativement épaisse dans la partie d'éléments de commande et est relativement mince dans la partie d'éléments de commutation de pixel.
2. Dispositif semi-conducteur selon la revendication 1, dans lequel le film de passivation a une couche supérieure (3 ; 210 ; 408) comprenant soit un film d'oxynitride de silicium, soit un film de nitrure de silicium.
3. Dispositif semi-conducteur selon la revendication 1 ou la revendication 2, comprenant une couche d'égalisation (7 ; 411) interposée entre le film de passivation et la couche d'adhésif.
4. Dispositif semi-conducteur selon l'une quelconque des revendications précédentes, dans lequel le transistor MIS de chaque élément de commutation de pixel est de type canal P.
5. Dispositif semi-conducteur selon l'une quelconque des revendications précédentes, dans lequel le transistor MIS de chaque élément de commutation de pixel a une zone de canal plus petite que celle du transistor MIS des circuits de commande respectifs.
6. Dispositif semi-conducteur selon l'une quelconque des revendications précédentes, dans lequel chaque transistor MIS comprend une paire de régions source et de drain, une région de canal (ch, 106) formée entre les régions source et de drain (S, D ; 108, 109) et une autre région (R) formée sous ladite région de canal.
7. Dispositif semi-conducteur selon la revendication 6, dans lequel les régions source et de drain sont espacées de la couche électriquement isolante.
8. Dispositif semi-conducteur selon la revendication 6 ou 7, dans lequel ladite autre région comprend une impureté d'un premier type d'électroconductivité, lesdites régions source et de drain contiennent une autre impureté d'un second type d'électroconductivité et dans lequel une impureté du premier type d'électroconductivité est dopée entre les régions source et de drain à une certaine densité, suffisante pour supprimer la génération d'un canal parasite, et une autre impureté du second type d'électroconductivité est dopée dans la région de canal pour contrôler la tension de seuil.
9. Dispositif semi-conducteur selon la revendication 6 ou 7, dans lequel ladite autre région comprend une impureté d'un premier type d'électroconductivité, lesdites régions source et de drain contiennent une autre impureté d'un second type d'électroconductivité et dans lequel une grille (G ; 107) est disposée sur la région de canal à travers un film isolant pour grille (GOX ; 105), et dans lequel une partie de la région positionnée entre le film isolant pour grille et la couche électriquement isolante comprend une couche d'impureté (106) d'un type d'électroconductivité, ayant une densité d'impureté du premier type de conductivité relativement basse dans la région de canal, comparée à une région plus basse au voisinage d'une limite (113) du matériau électriquement isolant.
10. Dispositif semi-conducteur selon la revendication 6, 7, 8 ou 9 comprenant, en outre, une région d'impureté (B) ayant un type d'électroconductivité opposée à celle des régions source et de drain, et formée

au voisinage d'une limite entre la couche électriquement isolante et la couche de silicium monocristallin, à des emplacements adjacents aux régions source et de drain.

11. Dispositif semi-conducteur selon l'une quelconque des revendications précédentes, dans lequel au moins un transistor MIS de circuit de commande est un transistor de type N formé soit dans une région d'impureté de type P, soit dans une région de puits P (PW) qui comprend un film de champ à base d'oxyde (FOX, 17) espacé de la couche électriquement isolante.

12. Dispositif semi-conducteur selon l'une quelconque des revendications précédentes, dans lequel chaque élément de commutation de pixel a, dans son voisinage, une région à forte teneur d'impureté du même type d'électroconductivité que celle de la couche de silicium monocristallin.

13. Dispositif semi-conducteur selon l'une quelconque des revendications précédentes, dans lequel la couche électriquement isolante est relativement épaisse dans la partie d'éléments de commande et est relativement mince dans la partie d'éléments de commutation de pixel.

14. Dispositif semi-conducteur selon l'une quelconque des revendications précédentes, dans lequel la partie d'éléments de commande comprend un transistor MIS de type N entouré par un film de champ à base d'oxyde (FOX ; FOX1, FOX2) et formé dans la couche de silicium monocristallin, des régions source et de drain ayant une impureté de type N (SN, DN) du transistor MIS de type N sont formées dans la couche de silicium monocristallin, qui sont espacées de la surface de la couche électriquement isolante, et une région de canal du transistor MIS de type N est formée dans la couche de silicium monocristallin ayant une impureté de type P, la couche de silicium monocristallin ayant l'impureté de type P étant formée de manière à s'étendre sous le film de champ à base d'oxyde.

15. Dispositif semi-conducteur selon l'une quelconque des revendications précédentes, dans lequel la partie d'éléments de commande comprend un transistor MIS de type P et un transistor MIS de type N formés dans la couche de silicium monocristallin, l'épaisseur de la couche de silicium monocristallin du transistor MIS de type N étant plus importante que celle de la couche de silicium monocristallin du transistor MIS de type P.

16. Dispositif semi-conducteur selon l'une quelconque des revendications précédentes, dans lequel au moins un des transistors MIS des éléments de com-

mutation de pixel comprend une paire de régions source (S) et de drain (D) ayant une impureté d'un premier type de conductivité dans la couche de silicium monocristallin, une région de canal ayant une impureté d'un second type de conductivité formée entre les régions source et de drain dans la couche de silicium monocristallin, une couche d'électrode de grille (G) sur la région de canal à travers un film isolant pour grille et une région fortement dopée (WR) dans la couche de silicium monocristallin ayant une concentration d'impureté d'un second type de conductivité supérieure à celle de la région de canal.

17. Dispositif semi-conducteur selon la revendication 16 comprenant, en outre, une ligne de signalisation, une ligne d'exploration, une électrode pour pixel (E) et une ligne à potentiel constant, dans lequel la ligne de signalisation est électriquement connectée à la région de drain, la ligne d'exploration est électriquement connectée à la couche de grille, l'électrode pour pixel est électriquement connectée à la région source, et la ligne à potentiel constant est électriquement connectée à la région fortement dopée.

18. Procédé de fabrication d'un dispositif semi-conducteur avec afficheur à matrice active comprenant : la formation d'un substrat SOI (101, 102 ; 205 ; 501) ayant une couche de cristal semi-conducteur (2, 103 ; 206 ; 402 ; 503) formée sur un substrat temporaire (101 ; 401) à travers une couche électriquement isolante (1 ; 102 ; 205 ; 403 ; 502) ; la formation d'un circuit intégré (10, 11, 12 ; 212 ; 405, 406) dans la couche de cristal semi-conducteur de façon à utiliser cette couche comme une couche active ; la formation d'un film de passivation (3, 4 ; 209 ; 407) sur le circuit intégré ; la fixation d'un élément de support (6 ; 208 ; 410) par adhésif (5 ; 207 ; 409) à une surface du film de passivation sur un côté opposé au substrat temporaire ; le retrait du substrat temporaire pour exposer une surface plane de la couche électriquement isolante ; et la formation d'au moins une électrode (14 ; 211 ; 404) sur la surface plane exposée de la couche électriquement isolante ; dans lequel l'étape de formation de la couche de cristal semi-conducteur (2, 103 ; 206 ; 402 ; 503) produit une partie relativement épaisse et une partie relativement mince, et l'étape de formation du circuit intégré (10, 11, 12 ; 212 ; 405, 406) est mise en œuvre de manière à produire une partie d'éléments de commutation de pixel ayant un certain nombre d'éléments de commutation de pixel (10 ; 212 ; 405) comprenant, chacun, un film mince de FET MIS et une partie d'éléments de commande ayant un certain nombre de circuits de commande (11 ; 406) comprenant, chacun, un film mince de FET MIS, pour commander, chacun, un élément de commutation de pixel respectif, la partie d'éléments

de commutation de pixel (10 ; 212 ; 405) se trouvant dans ladite partie relativement mince et la partie d'éléments de commande (11 ; 406) se trouvant dans ladite partie relativement épaisse.

5

19. Procédé de fabrication d'un dispositif semi-conducteur selon la revendication 18, dans lequel la formation du substrat SOI comprend la fixation de la couche de cristal semi-conducteur par thermocollage au substrat temporaire, à travers la couche électriquement isolante, et l'aminçissement de la couche semi-conductrice pour former le substrat SOI comprenant la couche de cristal. 10

20. Procédé de fabrication d'un dispositif semi-conducteur selon la revendication 18, dans lequel la formation du substrat SOI comprend la formation de la couche électriquement isolante par déposition d'une couche de nitrure de silicium (504 ; 507 ; 509), à titre de sous-couche, sur le substrat temporaire, déposition d'une couche de dioxyde de silicium (505, 506 ; 508 ; 510) par CVD, et fixation du substrat semi-conducteur à la couche de dioxyde de silicium par thermocollage. 15
20
25

21. Procédé de fabrication d'un dispositif semi-conducteur selon l'une quelconque des revendications 18 à 20 comprenant, en outre, l'ouverture d'un trou de passage (412) en une position donnée sur la couche électriquement isolante exposée et la formation d'un film métallique (13 ; 414) sur la surface exposée de celle-ci ; la formation d'un motif sur le film métallique pour former une couche de masque (413) qui recouvre tout ou partie d'un des circuits intégrés, et la formation, en parallèle, d'un support d'électrode qui est électriquement relié au circuit intégré par le trou de passage ; le couplage d'un contre-substrat (202) formé avec une électrode transparente, à une surface de la couche isolante formée avec la couche de masque, en laissant un espace, et l'introduction d'un matériau électro-optique (204) dans l'espace. 30
35
40

22. Procédé selon l'une quelconque des revendications 18 à 21, dans lequel le film de passivation a une couche supérieure comprenant un film soit d'oxynitrure de silicium, soit de nitrure de silicium. 45

23. Appareil de projection d'images (301) doté d'une source lumineuse (302) pour irradier au moins un relais variateur de lumière (303, 304, 305), et une lentille optique (306) pour projeter une image agrandie affichée sur le ou les relais variateurs de lumière, dans lequel les relais variateurs de lumière comprennent, chacun, un dispositif semi-conducteur selon l'une quelconque des revendications 1 à 17. 50
55

FIG. 1




FIG. 2




FIG. 3




FIG. 4 (A-1)




FIG. 4 (A-2)




FIG. 4 (B-1)




FIG. 4 (B-2)




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9





FIG. 10










FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25 (a)




FIG. 25 (b)




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33 (a)




FIG. 33 (b)




FIG. 33 (c)




FIG. 34 (a)




FIG. 34 (b)




FIG. 35 (a)

FIG. 35 (a)




FIG. 35 (b)




FIG. 35 (c)





FIG. 35 (d)



THIS PAGE BLANK (USPTO)